An on-chip high-efficiency DC-DC converter with a compact timing edge control circuit

Author(s)
Ogawa, Toru; Hatanaka, Shingo; 谷口 研二

Citation
IEEE Symposium on VLSI Circuits, Digest of Technical Papers P.278-P.279

Issue Date
2002-06

URL
http://hdl.handle.net/11094/14099

DOI

Rights
c2002 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
An On-Chip High-Efficiency DC-DC Converter with a Compact Timing Edge Control Circuit

Toru Ogawa, Shingo Hatanaka, and Kenji Taniguchi
Department of Electronics and Information Systems, Osaka University
2-1 Yamadaoka, Suita, Osaka 565-0871 Japan
toru@eie.eng.osaka-u.ac.jp

Abstract
We developed an on-chip DC-DC converter with a compact timing edge control circuit operating at high clock frequency. The circuit generates four states to control nearly ideal switchings of output transistors depending on the voltages sensed at two terminals across an off-chip output inductor. High efficiency can be achieved due to nearly exact timing edge control with the aid of a high frequency clock by eliminating the conventional dead time control circuit.

The DC-DC converter is fabricated in 0.25um CMOS process with single polysilicon and triple metal. The experimental results at 2.5V output show efficiency over 90% with an off-chip filter consisting of an inductor of 220μH and a ceramic capacitor of 47μF. The converter has maximum efficiency of 93.3% with 29mV ripple at 37mA load current.

Introduction
In recent years, the number of portable personal communication systems such as mobile telephones, pagers and laptop computers has grown explosively. Such portable systems demand the use of a compact on-chip DC-DC converter with high efficiency for low-power LSIs.

High-efficiency DC-DC converters based on zero-voltage switching (ZVS) architecture have been implemented into a Si chip with the use of either a complex controller to generate accurate switching timings or a large delay block to achieve low-noise operation.

The aim of this paper is to describe an on-chip DC-DC converter with a compact timing control circuit, for which both an additional auxiliary feedback loop and a high frequency clock are used to keep the output voltage constant. The auxiliary feedback loop provides a signal in such a way that the control circuit triggers turning ON timings of the output MOS transistors to achieve nearly ideal ZVS.

Architecture
Fig. 1 depicts the block diagram of the architecture with two feedback loops. The feedback (A) is a conventional output monitoring path used in PWM self-resonance type buck converters, while the feedback (B) is used to control switching timings of the output power transistors in DC-DC converter to achieve ZVS. The control logic circuit of the DC-DC converter monitors Vz through the feedback (B) so that the power MOS transistors can be switched at ideal timings, when Vz, PWM output voltage, equals to either the supply voltage or ground.

Circuit Implementation
Fig. 2 shows the schematic of the timing edge control circuit. The timing chart of the DC-DC converter is shown in Fig. 3. Switches SW1 and SW2 are connected to node B, when VCI="high", otherwise connected to A.

The operation of the circuit is repeated through the following four states. At STATE1 where Vout is higher than a desired output voltage, the power NMOS transistor is ON, shorting Vz to GND and decreasing Vout. Once Vout crosses below the desired output voltage (Vref), the Comparator 1 detects the timing and then the power NMOS is switched OFF at the subsequent rising edge of CLK (Fig. 3 (a)). At STATE2, both power transistors are OFF. The external inductor acts as a current source, increasing Vz. In order to achieve a lossless low-to-high transition, the power PMOS transistor should be turned ON exactly when Vz = VDD which can be sensed with the Comparator 2 (Fig. 3 (b)). At STATE3, the negative to positive voltage transition across the inductor increases the charging current until Vout exceeds the desired output voltage. After the Comparator 1 detects the timing when Vout crosses above the desired output voltage (Vref), the power PMOS is switched OFF at the subsequent rising edge of CLK (Fig. 3 (c)). Then, NMOS transistor is switched ON exactly when Vz = GND (Fig. 3 (d)). Note that VC2 and VC3 control the exact turning ON timings of each transistor without reference to CLK.

Experimental Results
A test chip is fabricated in 0.25um CMOS process with single polysilicon and triple metal. As shown in Fig. 4, the DC-DC converter with active area of 1.0mm x 0.5mm is laid out very close to the I/O area to reduce metal wiring resistance. Thick oxide transistor is used for 3.3V input voltage. The external filter consists of a 220nH inductor with 550mΩ parasitic resistance, and a 47μF capacitor. Fig. 5 shows the measured output waveform at 2.5V output voltage from 3.3V supply with 20MHz clock.

Fig. 6 shows the measured efficiency of the DC-DC converter as a function of the load current for 2.0V and 2.5V output. Maximum peak efficiency of 93.28% is measured at 2.5V output and 37mA load current with 29mV ripple.

Table 1 shows the measured performance summary of the DC-DC converter.

Conclusion
We proposed an on-chip high-efficiency DC-DC converter with a newly developed compact ZVS control circuit operating at high clock frequency. The compact control block provides accurate turning ON timings of the output transistors. Also, the power losses in turning OFF timings of each transistor is significantly reduced by using a high frequency CLK at the cost of the increase of capacitive switching loss, thus avoiding the use of a delay generator consisting of complex control circuits. The measured results show the power efficiency of over 90% at 2.5V output in the range of load current from 25mA to 93mA. The maximum efficiency of 93.3% is measured at 37mA load current.

References
Fig. 1. Block diagram of the architecture.

Fig. 2. Timing edge control circuit with power MOS transistors.

Fig. 3. Ideal timing chart of operation.

Fig. 4. Chip photography.

Fig. 5. Output waveform of DC-DC converter at 2.0V output with 20mA load current.

Fig. 6. Measured DC-DC converter efficiency vs. current load.

Table 1. Performance summary.

<table>
<thead>
<tr>
<th>Process</th>
<th>0.25μm 1 poly 3 metal CMOS Thick oxide transistor</th>
</tr>
</thead>
<tbody>
<tr>
<td>Active area</td>
<td>1.0mm × 0.5mm</td>
</tr>
<tr>
<td>Supply voltage</td>
<td>3.3V</td>
</tr>
<tr>
<td>Clock frequency</td>
<td>20MHz</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>&gt; 20kHz</td>
</tr>
<tr>
<td>Inductor (off-chip)</td>
<td>220μH (with 550Ω parasitic resistance)</td>
</tr>
<tr>
<td>Capacitor (off-chip)</td>
<td>47μF</td>
</tr>
<tr>
<td>Efficiency</td>
<td>93.28% @ 37mA current load, 3.3V→2.5V</td>
</tr>
<tr>
<td>Output ripple</td>
<td>29mV @ 37mA current load, 3.5V→2.5V</td>
</tr>
<tr>
<td>Output voltage range:</td>
<td>2.0V → 2.5V</td>
</tr>
<tr>
<td>Output current range</td>
<td>&lt; 100mA</td>
</tr>
</tbody>
</table>