



Title	A new analytical inductance extraction technique of on-wafer spiral inductors
Author(s)	Shima, Hideki; Matsuoka, Toshimasa; Taniguchi, Kenji
Citation	IEEE International Conference on Microelectronic Test Structures. 2004, p. 279-283
Version Type	VoR
URL	<a href="https://hdl.handle.net/11094/14067">https://hdl.handle.net/11094/14067</a>
rights	c2004 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE..
Note	

*The University of Osaka Institutional Knowledge Archive : OUKA*

<https://ir.library.osaka-u.ac.jp/>

The University of Osaka

## 9.3

### A New Analytical Inductance Extraction Technique of On-wafer Spiral Inductors

Hideki Shima, Toshimasa Matsuoka and Kenji Taniguchi

Department of Electronics and Information Systems, Osaka University  
2-1 Ymada-oka, Suita, Osaka 565-0871 Japan

Phone: +81-6-6879-7792 Fax: +81-6-6879-7792 E-mail: shima@eie.eng.osaka-u.ac.jp

**Abstract** - We derive a novel scalable self-inductance expression of interconnects connected to spiral inductors. With the use of the expression, intrinsic inductance of spiral inductors can be extracted from measured results without any special fixtures. The accuracy of proposed expression is proved by an electromagnetic simulator. In the comparison with the field solver, our calculated inductances match simulated results within 1.4%.

#### 1. INTRODUCTION

On-chip planar spiral inductors are essential passive components in radio-frequency integrated circuits (RF IC's) [1]-[3]. The accurate extraction techniques of inductance from on-wafer measurements are highly required for circuit design and inductor modeling [4]-[6] because inductance is one of the most important physical quantity in RF IC's. One widely used on-wafer measurement calibration method is the open pad de-embedding technique (OPD) [7]. The technique does not, however, provide intrinsic measured inductance because interconnects between pads and device under test (DUT), are not well calibrated. The accurate extraction of inductance requires more precise calibration technique [7] regardless of its complication.

The aim of this paper is to propose a new and simple de-embedding method to extract intrinsic inductance of planar spiral inductors from their

measured results. The method consists of two step processes. First, effective inductance including the effect of extended interconnects is extracted from measurements by using a conventional equivalent circuit. Second, the interconnects effect is de-embedded from the measured inductance using proposed analytical inductance formula. The analytical technique presented is quite useful and practical for extracting inductance from measurements without the use of any special measurement fixture.

#### 2. DESIGN CONSIDERATIONS OF TEST STRUCTURE

To extract accurate intrinsic inductance of spirals from measurement, special attention has to be paid to the layout of test structures to reduce magnetic interaction between a spiral and extended interconnects. The layout with reduced interaction allows us to analyze the components separately so that the excess inductance due to the interconnects can be simply subtracted from measured results.

Figure 1(a) show the layout to reduce the magnetic coupling for accurate de-embedding: the symmetric center-tapped inductor yields very weak magnetic coupling between the spiral and the extended interconnects (see Figure 1(b)). In this configuration, inductance extraction of the spiral can be achieved through the calculation of the self-inductance of the extended interconnects.




Fig. 1. (a) A layout of center tapped square spiral inductor with measurement fixture. The outer diameter is  $d_{out}$ . (b) The measurement fixture, composed of pads and interconnects, used in Fig. 1(a) with geometric parameters of interconnects, two lengths and a gap of " $d$ ".

### 3. SELF-INDUCTANCE EXPRESSION OF INTERCONNECTS

We present a scalable analytical inductance formula of interconnects. Self-inductance expression of a wire with rectangular cross section [8],[9] is employed to derive the inductance formula, which is given by

$$L_{wire} = \frac{\mu_0 l}{2\pi} \left( \log \frac{2l}{GMD} - 1 \right) \quad (1)$$

where  $\mu_0$  is the magnetic permeability,  $l$  the length, and the GMD geometric mean distance of




Fig. 2. Concept to derive self-inductance of interconnects composed of the single wires numbered from 1 to 6. An analytical expression of the self-inductance can be derived from a combination of the inductances described in the text.

the rectangle. The GMD is given by

$$GMD = 0.223(w + t) \quad (2)$$

where  $w$  is the width,  $t$  the thickness of the wire.

Figure 2 denotes the concept of our technique to derive the self-inductance formula using equation (1). A special combination of the numbered single wires from 1 to 6 yields the expression as described below. The complete self-inductance,  $L$ , of interconnects can be obtained by

$$L = L_1 - (L_6 + M_{\alpha\gamma} + M_{\beta\gamma}) \quad (3)$$

where

$$M_{\alpha\gamma} = L_2 - (L_4 + L_6) \quad (4)$$




Fig.3. Contours of error distribution in percentage. (a)  $l_\alpha + l_\beta + d = 200\mu\text{m}$  and (b)  $l_\alpha + l_\beta + d = 500\mu\text{m}$ . The width  $w$  is  $10\mu\text{m}$  and thickness  $t$   $1\mu\text{m}$  for both cases.

$$M_{\beta\gamma} = L_3 - (L_5 + L_6) \quad (5)$$

where  $L_i$  ( $i=1,2,\dots,6$ ) is self-inductance of the wire numbered  $i$ ,  $M_{\alpha\gamma}$  and  $M_{\beta\gamma}$  mutual inductances as shown in Figure 2. Hence, the self-inductance  $L$  is

$$L = \frac{\mu_0 l_\alpha}{2\pi} \left[ \log \left\{ \frac{2l_\alpha(l_\alpha + l_\beta + d)}{l_\alpha + d} \cdot \frac{1}{GMD} \right\} - 1 \right] + \frac{\mu_0 l_\beta}{2\pi} \left[ \log \left\{ \frac{2l_\beta(l_\alpha + l_\beta + d)}{l_\beta + d} \cdot \frac{1}{GMD} \right\} - 1 \right] + \frac{\mu_0 d}{2\pi} \log \left\{ \frac{d(l_\alpha + l_\beta + d)}{(l_\alpha + d)(l_\beta + d)} \right\} \quad (6)$$

where  $d$  is the gap between extended interconnects. It should be noted here that equation (6) is general self-inductance form of separated wires with the gap of  $d$ . This fully scalable equation has also geometric parameters including thickness of interconnects.

Figures 3(a) and (b) show the accuracy of our expression by comparing the results of our

expression ( $L_{\text{calc}}$ ) and those derived from a field solver ( $L_{\text{sim}}$ ), Ansoft Q3D Extractor [10]. The contour plots show an absolute percentage error defined by  $100|L_{\text{calc}} - L_{\text{sim}}|/L_{\text{sim}}$ , while the x and y axes indicate the length of one of the wires and the gap respectively. These Figures show that the maximum error is less than 1.4%. Generally speaking, the overall length  $l_\alpha + l_\beta + d$  in Figure 3(a) is minimum distance between pads used for measurement fixtures of spirals. This confirms the validity of our proposed formula which extracts accurate inductance of interconnects in test fixtures.

#### 4. RESULTUS AND DISCUSSION

The new technique is applied to a set of spirals listed in Table I. We use a conventional spiral inductor model [11] to extract the effective inductance from measurements. The measured planar spiral inductors have been fabricated on both  $0.20\text{-}\mu\text{m}$  SOI-CMOS and  $0.35\text{-}\mu\text{m}$  CMOS processes. The metal thickness of SOI-CMOS process is thicker than the bulk process.

Table I. The layout parameters of inductors.  $n$  is the number of turn,  $d_{out}$  the outer diameter,  $w$  the metal width,  $s$  the turn spacing,  $l_a$  and  $l_b$  length of each interconnect, and  $d$  the gap between the interconnects. The inductors numbered 1-3, 7 and 11 have thicker metal.

Inductor #	$n$	$d_{out}[\mu m]$	$w[\mu m]$	$s[\mu m]$	$l_a[\mu m]$	$l_b[\mu m]$	$d[\mu m]$
1	1	119	10	3	137	246	23
2	2	145	10	3	124	246	36
3	3	171	10	3	111	246	49
4	3	159.5	8.5	1	122.15	254.15	37
5	4	215.25	14.25	1	91.4	246.65	75.25
6	4	217	9	8	89.65	246.65	77
7	4	197	10	3	98	246	62
8	4	218.75	3.75	15	87.9	246.65	78.75
9	4	210.25	9.25	1	96.4	266.65	50.25
10	5	211.6	10.6	1	95.05	249.65	68.6
11	5	223	10	3	85	246	75
12	5	204.6	3.6	1	102.05	284.65	26.6




Fig.4. Improvement of measured results with our de-embedding technique. The open squares with solid line show the percentage of improved inductance, while the bar graphs indicate the measured inductance. The shaded regions are inductance due to interconnects.

Figure 4 depicted the improvement of measured results using our expression. The vertical axis is defined by  $100|L_{no\ cal} - L_{cal}|/L_{no\ cal}$ , where  $L_{no\ cal}$  is measured inductance of spirals without the de-embedding while  $L_{cal}$  the extracted intrinsic inductance from measurement. We find the technique significantly improve the measured results, particularly, in smaller inductance. This is due to the longer interconnect length because of the small inductor, when the size of test fixtures is




Fig.5. Comparison between extracted measured inductance and simulated one. The open squares with solid line are the error percentage from the simulated values, while the bar graphs show the inductances both measured and simulated results.

constant for all inductors. Such small inductors are key components for state-of-the-art RF circuits in GHz bands. Therefore, de-embedding interconnects is fairly important to estimate the inductance of such inductors.

Figure 5 shows the comparison between the extracted inductances and the simulated results of spirals. The vertical axis, absolute percentage error level, is defined by  $100|L_{cal} - L_{sim}|/L_{sim}$ , where  $L_{sim}$  is the inductance calculated with the field

solver. The open squares show that the percentage error of inductors over 2nH are typically around 3–7%. These results would be acceptable, while the other results exceeding 10% are not good enough. However, the inductance error would originate from parameters extracted from inductor model and measurement system, as explained in [12]. Especially, for small inductance, the additive inherent inductances result in large relative error. The de-embedding technique is still useful except for such small inductors in spite of the existence of the additive inductances. Obviously, optimum choice of the model and good calibration of measurement system lead to further reduction of the error so that the de-embedding results will be acceptable in such cases.

## 5. CONCLUSION

We proposed a scalable expression of lead lines inductance for de-embedding inductors from test structures. The de-embedding technique requires no special fixtures by virtue of using the expression. The inductance of interconnects predicted with our formula matches that derived from the field solver, Ansoft Q3D Extractor, within 1.4% error in the conditions presented. With the use of the symmetric layout of inductor to reduce the magnetic coupling, the measured inductances calibrated are in good agreement with simulated results typically around 3–7%. The accuracy and simplicity of the technique offer practical usefulness to extract intrinsic inductance of spirals from test fixtures.

## ACKNOWLEDGMENTS

This work was supported by Japan Society for the Promotion Science (JSPS) Research for the Future Program, and by VLSI Design and Education Center (VDEC), the University of Tokyo in

collaboration with Cadence Design Systems, Inc.

## REFERENCES

- [1] A. A. Abidi, "RF CMOS comes of age," in *2003 Symp. on VLSI Circuits Dig. Tech. Papers*, June 2003, pp. 113–116.
- [2] H. Sjolund, A. Karimi-Sanjaani, and A. A. Abidi, "A merged CMOS LNA and mixer for a WCDMA receiver," *IEEE J. Solid-State Circuits*, vol. 38, no. 6, pp. 1045–1050, June 2003.
- [3] T. H. Lee, H. Samavati, and H. R. Rategh, "5-GHz CMOS wireless LANs," *IEEE Trans. Microwave Theory Tech.*, vol. 50, no. 1, pp. 268–280, Jan. 2002.
- [4] C. P. Yue and S. S. Wong, "Physical modeling of spiral inductors on silicon," *IEEE Trans. Electron Devices*, vol. 47, no. 3, pp. 560–568, May 1998.
- [5] C. P. Yue and S. S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF IC's," *IEEE J. Solid-State Circuits*, vol. 33, no. 5, pp. 743–752, May 1998.
- [6] J. R. Long and M. A. Copeland, "The modeling, characterization, and design of monolithic inductors for silicon RF IC's," *IEEE J. Solid-State Circuits*, vol. 32, no. 3, pp. 357–369, Mar. 1997.
- [7] T. E. Kolding, "On-wafer calibration techniques for giga-hertz CMOS measurements," in *Proc. 1999 Int. Conf. on Microelec. Test Struc.*, vol. 12, Mar. 1999, pp. 105–110.
- [8] F. W. Grover, "The calculation of the inductance of single-layer coils and spirals wound with wire of large cross section," in *Proc. the Institute of Radio Engineers*, vol. 17, no. 11, Nov. 1929, pp. 2053–2063.
- [9] F. W. Grover, *Inductance Calculations*. New York: Van Nostrand, 1946.
- [10] Ansoft Corp., Pittsburgh, PA.
- [11] N. M. Nguyen and R. G. Meyer, "Si IC-compatible inductors and LC passive filters," *IEEE J. Solid-State Circuits*, vol. 25, no. 4, pp. 1028–1031, Aug. 1990.
- [12] S. S. Mohan, M. M. Hershenson, S. P. Boyd, and T. H. Lee, "Simple accurate expressions for planar spiral inductances," *IEEE J. Solid-State Circuits*, vol. 34, no. 10, pp. 1419–1424, Oct. 1999.

