



Title	Threshold Voltage Mismatch of FD-SOI MOSFETs
Author(s)	Shimizu, Yoshiyuki; Matsuoka, Toshimasa; Taniguchi, Kenji
Citation	IEICE Transactions on Electronics. 2004, E87-C(6), p. 1013-1014
Version Type	VoR
URL	<a href="https://hdl.handle.net/11094/51685">https://hdl.handle.net/11094/51685</a>
rights	copyright©2004 IEICE
Note	

*The University of Osaka Institutional Knowledge Archive : OUKA*

<https://ir.library.osaka-u.ac.jp/>

The University of Osaka

# Threshold Voltage Mismatch of FD-SOI MOSFETs

Yoshiyuki SHIMIZU<sup>†a)</sup>, Student Member, Toshimasa MATSUOKA<sup>†</sup>, and Kenji TANIGUCHI<sup>†</sup>, Members

**SUMMARY** The threshold voltage mismatch of FD (Fully depleted) SOI (Silicon on insulator) devices have been studied. Floating body MOSFETs operating at high drain voltage show a large mismatch in the threshold voltage compared with body-tied MOSFETs. Those experimental data under different drain voltages indicate that both floating body effect and DIBL (Drain induced barrier lowering) are involved in the threshold voltage mismatch of floating body MOSFETs.

**key words:** threshold voltage, FD-SOI, floating body effect, DIBL

## 1. Introduction

In the analog circuit applications of FD-SOI devices, their matching characteristics are quite important issue to be clarified before actual circuit design. It is well established that the threshold voltage ( $V_t$ ) mismatch of bulk MOSFETs is mainly dominated by a statistical variation of channel dopant number. However, in the case of FD-SOI devices, there would be another factor causing large  $V_t$  mismatch. In FD-SOI devices operating at high drain voltages, the generated holes by the impact ionization are accumulated in the body, which would cause statistical  $V_t$  fluctuation depending on the device structures. The aims of this paper are to investigate  $V_t$  fluctuation of FD-SOI MOSFETs operating at high drain voltages because this phenomenon has not been well studied yet in view of matching characteristics for analog circuits and to clarify the physical mechanisms behind the fluctuation.


## 2. Measurement

For this study, we measured the standard deviation of  $V_t$  on  $0.2\mu\text{m}$  FD-SOI CMOS technology. We use the n-channel MOSFET array structure [1], [2] to place a large number of MOSFETs in small area where gradual variations of oxide thickness and channel dopant density are negligible. This structure has  $50 \times 255$  MOSFETs in the area of  $2\text{mm} \times 4\text{mm}$ , which includes 25 different gate sizes for each of two structures, floating-body and body tied with H-shaped gate, so that the mismatch of electrical properties among 255 MOSFETs can be statistically measured. The Kelvin technique is used to supply precise biases to each device whose electrical characteristics are automatically measured with an analog tester, Agilent 94000.


## 3. Experimental Results and Discussions

Figure 1 shows the standard deviation of  $V_t$  ( $\sigma(V_t)$ ) of 50 types of MOSFETs measured at  $V_{DS}=0.1\text{V}$  and  $V_{DS}=1.0\text{V}$ , as a function of the gate area. At  $V_{DS}=0.1\text{V}$ , the slope of about  $-0.5$  in the log-log plot indicates that the  $\sigma(V_t)$  is inversely proportional to the square root of the gate area, meaning that the  $V_t$  mismatch originates from the statistical variation of the channel dopant number. This behavior is much the same as the bulk devices reported in Refs. [1]–[3]. However, at  $V_{DS}=1.0\text{V}$ , the  $\sigma(V_t)$  of the floating-body devices increases significantly, while that of the body-tied devices keeps their behavior unchanged. Because of their unique feature, we focus on only the floating-body devices in the following discussions.

The increase of the  $\sigma(V_t)$  shown in Fig. 1 has nothing to do with the gate area at  $V_{DS}=1.0\text{V}$ . However, the  $\sigma(V_t)$  strongly depends on  $V_{DS}$  as shown in Fig. 2, where the  $\sigma(V_t)$  of MOSFETs with three different channel lengths of  $0.5, 0.7$



**Fig. 1**  $\sigma(V_t)$  of 25 types of FD-SOI MOSFETs with floating-body and body-tied as a function of gate area measured at either  $V_{DS}=0.1\text{V}$  or  $1.0\text{V}$ .




**Fig. 2**  $\sigma(V_t)$  of FD-SOI MOSFETs with  $W=3.6\mu\text{m}$ ,  $L=0.5, 0.7, 1.0\mu\text{m}$ , as a function of  $V_{DS}$ .

Manuscript received November 9, 2003.


Manuscript revised January 22, 2004.

<sup>†</sup>The authors are with the Graduate School of Engineering, Osaka University, Suita-shi, 565-0871 Japan.

a) E-mail: shimizu@eie.eng.osaka-u.ac.jp



**Fig. 3** Variations of  $V_t$  due to the floating body effect in four MOSFETs with a same gate size ( $W/L=3.6\ \mu\text{m}/0.5\ \mu\text{m}$ ).



**Fig. 4** Influence of the base substrate voltage ( $V_{sub}$ ) on the  $\sigma(V_t)$  in FD-SOI MOSFETs with  $W/L=3.6\ \mu\text{m}/0.5\ \mu\text{m}$ .


and 1.0 micron are plotted as a function of  $V_{DS}$ . There are two physical phenomena involved in the  $V_{DS}$  dependence of  $V_t$  mismatch; floating body effect and Drain-Induced-Barrier-Lowering (DIBL).

In FD-SOI devices operating at high drain voltage, holes generated by impact ionization are accumulated near the bottom of the body, which induces floating body effect. The amount of resulting  $V_t$  drop varies depending on the devices, which has strong sample dependence as shown in Fig. 3. Figure 2 indicates that long channel devices need higher  $V_{DS}$  to cause impact ionization.

Figure 4 shows the  $\sigma(V_t)$  as a function of drain voltage for different  $V_{sub}$ , a positive voltage bias applied to the Si substrate under the buried oxide to avoid the accumulation of generated holes near the bottom of the body. The decrease of maximum  $\sigma(V_t)$  reveals the role of the floating body effect involved in the statistical fluctuation of  $V_t$ .

DIBL is another factor for the increase of  $\sigma(V_t)$ . In an FD-SOI MOSFET operating at high  $V_{DS}$ , the potential barrier at the body/source junction near the bottom of the body decreases with  $V_{DS}$ . This effect is enhanced for FD-SOI devices compared with partially depleted (PD) SOI devices because the potential barrier has been decreased by the gate voltage. As a result, holes generated by impact ionization flow to the source, which reduces floating body effect [4]. In DIBL regime, the  $\sigma(V_t)$  is also suppressed for short channel devices at high  $V_{DS}$ , as shown in Figs. 2 and 5.

Note that the  $\sigma(V_t)$  of the MOSFETs with minimum channel length of  $0.2\ \mu\text{m}$  has no  $V_{DS}$  dependence as shown in Fig. 5. This can be explained by enhanced DIBL. For



**Fig. 5**  $\sigma(V_t)$  of FD-SOI MOSFETs with gate width of  $3.6\ \mu\text{m}$  as a function of gate length for different drain voltages.

short channel devices, DIBL occurs even at lower drain voltage than the threshold voltage for impact ionization, resulting in no floating body effect.

#### 4. Conclusion

We have investigated the  $V_t$  mismatch of FD-SOI MOSFETs. The fundamental behavior of the  $V_t$  mismatch is much the same as the bulk devices; the standard deviation of  $V_t$  is inversely proportional to the square root of the gate area. However, the  $V_t$  mismatch of the MOSFETs increases with high drain voltage because the floating body effect induces excess  $V_t$  variation. This effect is attributed to the holes accumulated in the body. Also the DIBL suppresses the increase of  $V_t$  mismatch because it decreases the body/source potential barrier accumulating holes in the body. For short channel devices where DIBL occurs at lower drain voltage, there is no noticeable excess  $V_t$  mismatch.

These behaviors are observed only in the floating-body devices and can be avoided by using the body-tied structure.

#### Acknowledgement

This study was supported by Japan Society for the Promotion of Science (JSPS) Research for the Future Program. We acknowledge VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Cadence Design Systems, INC.

#### References

- [1] Y. Shimizu, M. Nakamura, T. Matsuoka, and K. Taniguchi, "Test structure for precise statistical characteristics measurement of MOSFETs," Proc. International Conference on Microelectronic Test Structures, pp.49–54, Cork, Ireland, April 2002.
- [2] Y. Shimizu, M. Nakamura, T. Matsuoka, and K. Taniguchi, "Test structure for precise measurement of MOSFET's matching properties," IEICE Trans. Electron. (Japanese Edition), vol.J86-C, no.7, pp.726–733, July 2003.
- [3] T. Mizuno, J. Okamura, and A. Toriumi, "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's," IEEE Trans. Electron Devices, vol.41, no.11, pp.2216–2221, Nov. 1994.
- [4] T. Tsuchiya, Y. Sato, and M. Tomizawa, "Three mechanisms determining short-channel effects in fully-depleted SOI MOSFET's," IEEE Trans. Electron Devices, vol.45, no.5, pp.1116–1121, May 1998.