Technical Note—Slowdown in the Energy Efficiency of Analog-to-Digital Converters and a Compressed-Sensing-Based Solution

Kanemoto, Daisuke

アクセス数:239件（2025-08-22 09:50 集計）

固定URL: https://doi.org/10.18910/101986

閲覧可能ファイル 

ファイル フォーマット 利用条件 サイズ 閲覧回数 利用開始日 説明 information
kanemoto_technical_note_20250627 pdf なし 398 KB 64 2025.06.30  

論文情報

ファイル出力 EndNote Basic出力 Mendeley出力

タイトル
Technical Note—Slowdown in the Energy Efficiency of Analog-to-Digital Converters and a Compressed-Sensing-Based Solution
著者
NRID
1000090603332 1000090603332
ORCID
0009-0002-7564-6351 0009-0002-7564-6351
researchmap permalink
dkanemoto dkanemoto
Scopus Author ID
6504308983 6504308983
著者名
Kanemoto, Daisuke
キーワード等
Analog-to-digital converter
ADC
compressed sensing
CS
energy efficiency
figure-of-merit
FoM
抄録
Power consumption remains a critical bottleneck in the design of sensor systems. To investigate power consumption problems in sensor circuits, we surveyed the latest developments in analog-to-digital converter (ADC) integrated circuits, which are indispensable components of sensor front ends. An evaluation based on the Walden figure-of-merit, using data from ADCs presented at the International Solid-State Circuits Conference, revealed a slowdown in the energy-efficiency improvement of state-of-the-art ADCs. To overcome this limitation, we are developing a compressed-sensing-based solution: a lowpower sensing approach that combines random undersampling with compressed-sensing reconstruction. A prototype wireless electroencephalogram system implemented on a general-purpose microcontroller reduces both sampling activity and radio duty cycle, achieving continuous operation at 72 μWwhile maintaining signal fidelity. These efforts are expected to pave the way for next-generation ultralow-power and energy-harvesting sensor networks.
出版者
Kanemoto, Daisuke
言語
英語
ハンドルURL
https://hdl.handle.net/11094/101986
DOI
https://doi.org/10.18910/101986
アクセス権
open access
出版タイプ
Version of Record
カテゴリ
ディスカッション／ワーキング・ペーパー DP/WP