DIGITAL IMPLEMENTATION OF THIRD HARMONIC DISTORTION REDUCTION IN FOURTH-ORDER ΔΣ D/A CONVERTER

Ohara, Kenji; Kamata, Takatsugu; Wang, Jun et al.

Far East Journal of Electronics and Communications, 2014, 13(2), 91-97

アクセス数:389件（2025-08-15 06:48 集計）

固定URL: https://hdl.handle.net/11094/51734

ファイル	フォーマット	利用条件	サイズ	閲覧回数	利用開始日	説明	information
FEJEC13_2_91	pdf	なし	182 KB	246	2015.06.08	出版社版/publisher

タイトル	DIGITAL IMPLEMENTATION OF THIRD HARMONIC DISTORTION REDUCTION IN FOURTH-ORDER ΔΣ D/A CONVERTER
著者	著者名 Ohara, Kenji
	著者名 Kamata, Takatsugu
	NRID 1000030543532 1000030543532 著者名 Wang, Jun
	NRID 1000080324820 1000080324820 ORCID 0000-0003-3876-2679 0000-0003-3876-2679 researchmap permalink read0068628 read0068628 Scopus Author ID 7402741552 7402741552 著者名 Matsuoka, Toshimasa
抄録	This paper presents a reduction technique of third harmonic distortion (HD3) in a ΔΣ digital-to-analog converter (DAC) for low-power wireless transmitter applications. It has digital-centric circuits, such as ΔΣ modulator as well as a simple digital pre-distortion circuit for HD3 reduction. The experimental results using FPGA reveal the effectiveness of the digital pre-distortion.
出版者	Pushpa Publishing House
収録物名	Far East Journal of Electronics and Communications
巻(号)	13(2)
ページ	91-97
刊行年月	2014
言語	英語
ハンドルURL	https://hdl.handle.net/11094/51734
PISSN	09737006
アクセス権	open access
権利情報	© 2014 Pushpa Publishing House, Allahabad, India
出版タイプ	Version of Record
カテゴリ	学術雑誌論文 Journal Article

資源タイプ	学術雑誌論文
ローカル資源タイプ	学術雑誌論文
DCMI資源タイプ	text
DCTERMS.bibliographicCitation	Far East Journal of Electronics and Communications. 2014, 13(2), p. 91-97
DC.title	DIGITAL IMPLEMENTATION OF THIRD HARMONIC DISTORTION REDUCTION IN FOURTH-ORDER ΔΣ D/A CONVERTER
DC.creator	Ohara, Kenji
	Kamata, Takatsugu
	Wang, Jun
	Matsuoka, Toshimasa
DC.publisher	Pushpa Publishing House
DC.language' scheme='DCTERMS.RFC1766	英語
DC.type' scheme='DCTERMS.DCMIType	text
DCTERMS.issued' scheme='DCTERMS.W3CDTF	2014
DCTERMS.abstract	This paper presents a reduction technique of third harmonic distortion (HD3) in a ΔΣ digital-to-analog converter (DAC) for low-power wireless transmitter applications. It has digital-centric circuits, such as ΔΣ modulator as well as a simple digital pre-distortion circuit for HD3 reduction. The experimental results using FPGA reveal the effectiveness of the digital pre-distortion.
DC.rights	© 2014 Pushpa Publishing House, Allahabad, India
DC.format	51734
citation_title	DIGITAL IMPLEMENTATION OF THIRD HARMONIC DISTORTION REDUCTION IN FOURTH-ORDER ΔΣ D/A CONVERTER
citation_author	Ohara, Kenji
	Kamata, Takatsugu
	Wang, Jun
	Matsuoka, Toshimasa
citation_publisher	Pushpa Publishing House
citation_language	英語
citation_date	2014
citation_journal_title	Far East Journal of Electronics and Communications
citation_volume	13
citation_issue	2
citation_firstpage	91
citation_lastpage	97
citation_public_url	https://hdl.handle.net/11094/51734