DS-CDMA wired bus with simple interconnection topology for parallel processing system LSIs

Yoshimura, Ryuji; Tan, Boon Keat; Ogawa, Toru et al.

Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2000, 370-371

Number of Access:904（2025-08-14 12:00 Counts）

Identifier to cite or link to this item: https://hdl.handle.net/11094/14059

File	Format	Terms of use	Size	Views	Date.Available	Description	information
00839820	pdf	None	88.3 KB	508	2012.09.22

Title	DS-CDMA wired bus with simple interconnection topology for parallel processing system LSIs
Creator	CreatorName Yoshimura, Ryuji
	NRID 1000040114855 1000040114855 CreatorName Tan, Boon Keat
	CreatorName Ogawa, Toru
	CreatorName Hatanaka, Shingo
	NRID 1000080324820 1000080324820 ORCID 0000-0003-3876-2679 0000-0003-3876-2679 researchmap permalink read0068628 read0068628 Scopus Author ID 7402741552 7402741552 CreatorName Matsuoka, Toshimasa
	NRID 1000020192180 1000020192180 CreatorName Taniguchi, Kenji
Publisher	IEEE
Source Title	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
Page	370-371
Date of Issued	2000-02
Language	English
Handle URL	https://hdl.handle.net/11094/14059
Access Rights	open access
CopyRight	c2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE..
oaire:version	Version of Record
Category	会議発表論文 Conference Paper

Resource Type	conference paper
Local Type	Conference Paper
DCTERMS.bibliographicCitation	Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2000, p. 370-371
DC.title	DS-CDMA wired bus with simple interconnection topology for parallel processing system LSIs
DC.creator	Yoshimura, Ryuji
	Tan, Boon Keat
	Ogawa, Toru
	Hatanaka, Shingo
	Matsuoka, Toshimasa
	Taniguchi, Kenji
DC.publisher	IEEE
DC.language' scheme='DCTERMS.RFC1766	English
DCTERMS.issued' scheme='DCTERMS.W3CDTF	2000-02
DC.rights	c2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE..
DC.format	14059
citation_title	DS-CDMA wired bus with simple interconnection topology for parallel processing system LSIs
citation_author	Yoshimura, Ryuji
	Tan, Boon Keat
	Ogawa, Toru
	Hatanaka, Shingo
	Matsuoka, Toshimasa
	Taniguchi, Kenji
citation_publisher	IEEE
citation_language	English
citation_date	2000-02
citation_journal_title	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
citation_firstpage	370
citation_lastpage	371
citation_public_url	https://hdl.handle.net/11094/14059