A Novel Dynamically Programmable Arithmetic Array (DPAA) Processor for Digital Signal Processing

Tan, Boon-Keat; Yoshimura, Ryuji; Matsuoka, Toshimasa et al.

IEICE Transactions on Fundamentals of Electronics, 2001, E84-A(3), 741-747

Number of Access:281（2025-08-14 04:32 Counts）

Identifier to cite or link to this item: https://hdl.handle.net/11094/51657

Link to primary information 

File Format Terms of use Size Views Date.Available Description information
IEICE TRANSACTIONS_E84-A_3_741 pdf None 575 KB 99 2015.05.28  

Item Information

Output File Export EndNote Basic Export Mendeley

Title
A Novel Dynamically Programmable Arithmetic Array (DPAA) Processor for Digital Signal Processing
Creator
NRID
1000040114855 1000040114855
CreatorName
Tan, Boon-Keat
CreatorName
Yoshimura, Ryuji
NRID
1000080324820 1000080324820
ORCID
0000-0003-3876-2679 0000-0003-3876-2679
researchmap permalink
read0068628 read0068628
Scopus Author ID
7402741552 7402741552
CreatorName
Matsuoka, Toshimasa
NRID
1000020192180 1000020192180
CreatorName
Taniguchi, Kenji
Subject
DPAA
DSP
parallel processing
interconnection topology
routing flexibility
Abstract
A new architecture-based Dynamically Programmable Arithmetic Array processor (DPAA) is proposed for general purpose Digital Signal Processing applications. Parallelism and pipelining are achieved by using DPAA, which consists of various basic arithmetic blocks connected through a code-division multiple access bus interface. The proposed architecture poses 100% interconnection flexibility because connections are done virtually through code matching instead of physical wire connections. Compared to conventional multiplexing architectures, the proposed interconnection topology consumes less chip area and thus, more arithmetic blocks can be incorporated. A 16-bit prototype chip incorporating 10 multipliers and 40 other arithmetic blocks had been implemented into a 4.5 mm × 4.5 mm chip with 0.6 µm CMOS process. DPAA also features its simple programmability, as numerical formula can be used to configure the processor without programming languages or specialized CAD tools.
Publisher
電子情報通信学会
The Institute of Electronics, Information and Communication Engineers
デンシ　ジョウホウ　ツウシン　ガッカイ
Source Title
IEICE Transactions on Fundamentals of Electronics
Volume (Issue)
E84-A(3)
Page
741-747
Date of Issued
2001-03
Language
English
Handle URL
https://hdl.handle.net/11094/51657
PISSN
09168508
NCID
AA10826239
Relation.references
URI
https://search.ieice.org/
Access Rights
open access
CopyRight
copyright©2001 IEICE
oaire:version
Version of Record
Category
学術雑誌論文 Journal Article