Dynamically Programmable Parallel Processor (DPPP) : A Novel Reconfigurable Architecture with Simple Program Interface

Tan, Boon-Keat; Yoshimura, Ryuji; Matsuoka, Toshimasa et al.

IEICE Transactions on Information and Systems, 2001, E84-D(11), 1521-1527

Number of Access:284（2025-08-14 05:02 Counts）

Identifier to cite or link to this item: https://hdl.handle.net/11094/51672

Link to primary information 

File Format Terms of use Size Views Date.Available Description information
IEICE Transactions on Information and Systems_E84-D_11_1521 pdf None 1.56 MB 102 2015.05.28  

Item Information

Output File Export EndNote Basic Export Mendeley

Title
Dynamically Programmable Parallel Processor (DPPP) : A Novel Reconfigurable Architecture with Simple Program Interface
Creator
NRID
1000040114855 1000040114855
CreatorName
Tan, Boon-Keat
CreatorName
Yoshimura, Ryuji
NRID
1000080324820 1000080324820
ORCID
0000-0003-3876-2679 0000-0003-3876-2679
researchmap permalink
read0068628 read0068628
Scopus Author ID
7402741552 7402741552
CreatorName
Matsuoka, Toshimasa
NRID
1000020192180 1000020192180
CreatorName
Taniguchi, Kenji
Subject
CDMA bus
parallel processing
interconnection topology
routing flexibility
fault tolerant
Abstract
This paper describes a new architecture-based microprocessor, a dynamically programmable parallel processor (DPPP), that consists of large numbers of simplified ALUs (sALU) as processing blocks. All sALUs are interconnected via a code division multiple-access bus interface that provides complete routing flexibility by establishing connections virtually through code-matching instead of physical wires. This feature is utilized further to achieve high parallelism and fault tolerance. High fault tolerance is realized without the limitations of conventional fabrication-based techniques nor providing spare elements. Another feature of the DPPP is its simple programmability, as it can be configured by compiling numerical formula input using the provided user auto-program interface. A prototype chip based on the proposed architecture has been implemented on a 4.5 mm × 4.5 mm chip using 0.6 µm CMOS process.
Publisher
電子情報通信学会
The Institute of Electronics, Information and Communication Engineers
デンシ　ジョウホウ　ツウシン　ガッカイ
Source Title
IEICE Transactions on Information and Systems
Volume (Issue)
E84-D(11)
Page
1521-1527
Date of Issued
2001-11
Language
English
Handle URL
https://hdl.handle.net/11094/51672
PISSN
09168532
NCID
AA10826272
Relation.references
URI
https://search.ieice.org/
Access Rights
open access
CopyRight
copyright©2001 IEICE
oaire:version
Version of Record
Category
学術雑誌論文 Journal Article