High Speed and Noise Tolerant Parallel Bus Interface for VLSI Systems Using Multi Bit Code Division Multiple Access

Shimizu, Shinsaku; Matsuoka, Toshimasa; Taniguchi, Kenji

IEICE Transactions on Electronics, 2004, E87-C(11), 1923-1927

Number of Access:3172025-08-15 22:51 Counts

Identifier to cite or link to this item: https://hdl.handle.net/11094/51684

Link to primary information 

File Format Terms of use Size Views Date.Available Description information
IEICE TRANSACTIONS_E87-C_11_1923 pdf None 739 KB 107 2015.05.28  

Item Information

Output File Export EndNote Basic Export Mendeley

Title
Creator
Subject
Abstract
Publisher
Source Title
Volume (Issue)
Page
Date of Issued
Language
Handle URL
PISSN
NCID
Relation.references
Access Rights
CopyRight
oaire:version
Category