Analytical Expression Based Design of a Low-Voltage FD-SOI CMOS Low-Noise Amplifier

Kihara, Takao; Kim, Guechol; Goto, Masaru et al.

IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences, 2007, E90-A(2), 317-325

Number of Access:1,219（2025-08-14 05:02 Counts）

Identifier to cite or link to this item: https://hdl.handle.net/11094/51688

Link to primary information 

File Format Terms of use Size Views Date.Available Description information
IEICE TRANSACTIONS_E90-A_2_317 pdf None 796 KB 350 2015.05.28  

Item Information

Output File Export EndNote Basic Export Mendeley

Title
Analytical Expression Based Design of a Low-Voltage FD-SOI CMOS Low-Noise Amplifier
Creator
CreatorName
Kihara, Takao
CreatorName
Kim, Guechol
CreatorName
Goto, Masaru
NRID
1000020227888 1000020227888
CreatorName
Nakamura, Keiji
CreatorName
Shimizu, Yoshiyuki
NRID
1000080324820 1000080324820
ORCID
0000-0003-3876-2679 0000-0003-3876-2679
researchmap permalink
read0068628 read0068628
Scopus Author ID
7402741552 7402741552
CreatorName
Matsuoka, Toshimasa
NRID
1000020192180 1000020192180
CreatorName
Taniguchi, Kenji
Subject
low-noise amplifier (LNA)
FD-SOI CMOS
noise
linearity
low-voltage
Abstract
We propose a design methodology of a low-voltage CMOS low-noise amplifier (LNA) consisting of a common-source and a common-gate stages. We first derive equations of power gain, noise figure (NF) and input third-order intercept point (IIP3) of the two-stage LNA. A design methodology of the LNA is presented by using graphs based on analytical equations. A 1-V 5.4-GHz LNA was implemented in 0.15-µm fully-depleted silicon-on-insulator (FD-SOI) CMOS technology. Measurement results show a power gain of 23 dB, NF of 1.7 dB and IIP3 of -6.1 dBm with a power consumption of 8.3 mW. These measured results are consistent with calculated results, which ensures the validity of the derived equations and the proposed design methodology.
Publisher
電子情報通信学会
The Institute of Electronics, Information and Communication Engineers
デンシ　ジョウホウ　ツウシン　ガッカイ
Source Title
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Volume (Issue)
E90-A(2)
Page
317-325
Date of Issued
2007-02
Language
English
Handle URL
https://hdl.handle.net/11094/51688
PISSN
09168508
eISSN
17451337
NCID
AA10826239
Relation.isIdenticalTo
DOI (Publisher Version)
https://doi.org/10.1093/ietfec/e90-a.2.317
Access Rights
open access
CopyRight
copyright©2007 IEICE
oaire:version
Version of Record
Category
学術雑誌論文 Journal Article